Properties of Low-Power Phase-Change Device with GeTe/Sb$_2$Te$_3$ Superlattice Material

Toshimichi Shintani$^1$, Takahiro Morikawa$^1$, Takahiro Odaka$^1$ and Junji Tominaga$^2$

Green Nanoelectronics Center
National Institute of Advanced Industrial Science and Technology
$^1$West 7A, Onogawa 16-1, Tsukuba, Ibaraki 305-3569 Japan
$^2$Tsukuba Central 4, 1-1-1 Higashi, Tsukuba, Ibaraki 305-8562 Japan
toshimichi-shintani@aist.go.jp

ABSTRACT

The properties of the device using the superlattice phase-change material or interfacial phase-change memory (iPCM) proposed at EPCOS 2011 were introduced. Firstly the film deposition conditions, which are important for low-power phase-change according to the entropic theory, are explained. Then the consumed electric current when recording the data in iPCM device is shown to be reduced to about 1/20 compared to the device with the conventional phase-change material.

Key words: phase-change memory, superlattice, interfacial phase-change memory, low-power, green nanoelectronics

1. INTRODUCTION

The reduction of power or energy consumption in storage devices, as well as the data capacity, is strongly required because of vast increase of the digital data used throughout the world. In this situation, the solid-state drives (SSDs) are paid attention to since SSDs consumes less power and energy than other storage devices such as hard disk drives. One of the attractive non-volatile memories is a phase-change memory (PCM) because of some advantages, one of which is the excellent scalability$^{1,2,3}$ that leads to the prospect for high-data-density storage devices. There are, however, some problems that a PCM has to solve. One of them is the power or energy consumption in recording. Basically, phase-change devices take advantage of Joule’s heat generated by electric current in phase-change materials. The temperature in the phase-change material in RESET operation should be higher than the melting point. This thermal energy is quite high and it can cross-erase the data recorded in the neighboring cells (thermal disturb).

Recently, the new mechanism of phase change was proposed where the electric resistivity and the optical indices are greatly modified only by the switching of the Ge atoms in GeSbTe$^4$. Furthermore, using this model, the superlattice phase-change (interfacial phase-change memory; iPCM) was proposed, where the consumed power in recording was demonstrated to be dramatically reduced$^5$. This method utilizes the periodical thin film layers (superlattice) GeTe/Sb$_2$Te$_3$.

This paper describes the deposition conditions for the superlattice and the measurement results on an iPCM device.

2. EXPERIMENTS

The deposition conditions for superlattice were examined from the two points of view: the crystal orientation and the surface roughness. The crystal orientation is important for reducing entropy required in recording. According to reference 5, the key point for low-power recording is the reduction of the entropy consumed for Ge atoms movement. From this point of view, we can expect that the highly-oriented Sb$_2$Te$_3$ crystal will enable the low-power recording because the direction of Ge atoms movement, which is guided by Sb$_2$Te$_3$, will be highly oriented. The surface roughness is important to form the highly periodic superlattice.
All the films were deposited by sputtering.

We paid attention mainly to two conditions: the substrate temperature during the sputtering ($T_{\text{sub}}$) and the underlayer on which the film was deposited. Figure 1 shows the schematic of the cross section of our device. According to this device structure, the underlayers we should consider are W, SiO$_2$, GeTe (for Sb$_2$Te$_3$ on it) and Sb$_2$Te$_3$ (for GeTe on it). We also considered TiN. The crystal orientation was observed by X-ray diffraction. The surface roughness was observed by a scanning electron microscope (SEM). The thickness of the deposited films and the substrate used for pursuing the film deposition conditions was 100 nm and Si wafer if not mentioned.

The device structure as shown in Fig. 1 was fabricated with the above-mentioned conditions. The substrate used was Si with the bottom electrode pattern (W plug surrounded by SiO$_2$). After the deposition of the superlattice and W films on the substrate, the photoresist was spin-coated on the sample surface. The resist pattern was formed by photo lithography. The superlattice and W films was etched away by RIE to form the cells and the electrode pad for contact of the probe for electric measurement. The device with the conventional Ge$_2$Sb$_2$Te$_5$ film was also fabricated for comparison.

3. RESULTS AND DISCUSSIONS

Firstly, the $T_{\text{sub}}$ dependency was examined. Figure 2 shows the X-ray diffraction data of Sb$_2$Te$_3$ and GeTe deposited on SiO$_2$ with various $T_{\text{sub}}$'s. These figures indicate the following facts; 1) Sb$_2$Te$_3$ forms c-axis orientation at $T_{\text{sub}} > 140^\circ$C while the deposited film was not observed at $T_{\text{sub}} > 240^\circ$C because of evaporation from the substrate, 2) GeTe forms c-axis orientation at $T_{\text{sub}} > 190^\circ$C or 210°C. When GeTe was deposited on 200-mm-diameter Si wafer at $T_{\text{sub}} = 240^\circ$C, the deposition rate was much slower on the circumference of the wafer. This is considered due to evaporation of the deposited film. Thus, $190^\circ$C $< T_{\text{sub}} < 240^\circ$C must be fulfilled. Though this value might depend on some conditions such as the sputtering machines, it is qualitatively reasonable that too low and too high $T_{\text{sub}}$ is inadequate to
form superlattice. The underlayer dependency of Sb$_2$Te$_3$ properties was examined. Figure 3 shows the scanning electron microscope (SEM) images of Sb$_2$Te$_3$ and GeTe sputtered on SiO$_2$. These figures show that Sb$_2$Te$_3$ surface was rough while GeTe surface was smooth. Figure 4 shows the SEM images and X-ray diffraction data of Sb$_2$Te$_3$ sputtered on SiO$_2$ and GeTe. Figures 4 (a) and (b) show that the roughness is more suppressed on GeTe while the crystal orientation is higher on SiO$_2$. Figures 4 (c) and (d), however, show that the roughness and the crystal orientation are desirable on W and TiN.

Next, the underlayer dependency of GeTe properties was examined. Figure 5 shows the X-ray diffraction data of GeTe sputtered on various underlayers. These figures show that the crystal orientation is the highest on TiN. Figure 5 (b) shows that the crystal orientation on Sb$_2$Te$_3$ on SiO$_2$ is not very high, which will be a problem in forming highly functional superlattice. The reason for this low crystal orientation is speculated to be due to relatively low crystal orientation of Sb$_2$Te$_3$ on SiO$_2$. If the crystal of Sb$_2$Te$_3$ is highly oriented, it can be the seed for GeTe crystal orientation. We paid less attention to GeTe surface roughness on Sb$_2$Te$_3$ because GeTe layers can be thinner than Sb$_2$Te$_3$ layers. According to the theory in reference 5, GeTe is necessary only to supply Ge atoms on the interfaces of the superlattice while Sb$_2$Te$_3$ is necessary to guide Ge atoms. Thus, GeTe can be sufficiently thin that the GeTe surface roughness is almost determined by the surface roughness of Sb$_2$Te$_3$.

Table 1 summarizes the above-mentioned experimental data. The puzzle we have to solve is the material deposited firstly on the substrate to form the functional superlattice. The first layer on the substrate should be relatively thick to supply the high c-axis orientation. If GeTe is deposited first, the crystal orientation of Sb$_2$Te$_3$ to be deposited on it would not be high. If Sb$_2$Te$_3$ is deposited first, this puzzle will be well solved. Still there may be two anxieties. One is the crystal orientation of Sb$_2$Te$_3$ on GeTe. This is, however, not a problem because GeTe layers can be sufficiently thin as
mentioned above. The other is the crystal orientation and surface roughness of Sb\textsubscript{2}Te\textsubscript{3} on SiO\textsubscript{2} because the substrate has SiO\textsubscript{2} on its surface as drawn in Fig. 1. This problem was solved by controlling the thickness of Sb\textsubscript{2}Te\textsubscript{3}. Figure 6 shows the SEM images of thin Sb\textsubscript{2}Te\textsubscript{3} sputtered on SiO\textsubscript{2}. The surface roughness is suppressed in Fig. 6 (a) compared with 100-nm thick Sb\textsubscript{2}Te\textsubscript{3} as shown in Fig. 4 (a). Though 10-nm Sb\textsubscript{2}Te\textsubscript{3} still shows some roughness, this roughness might be acceptable for forming superlattice. Thus, the following film deposition condition will work: 1) about 10-nm Sb\textsubscript{2}Te\textsubscript{3} deposited on the substrate, 2) thin GeTe and Sb\textsubscript{2}Te\textsubscript{3} deposited periodically.

Figure 7 shows the cross sectional TEM image of the superlattice film deposited on SiO\textsubscript{2}. The film thickness was 10

<table>
<thead>
<tr>
<th>Unerlayer</th>
<th>GeTe</th>
<th>Sb\textsubscript{2}Te\textsubscript{3}</th>
</tr>
</thead>
<tbody>
<tr>
<td>SiO\textsubscript{2}</td>
<td>crystal</td>
<td>OK (medium)</td>
</tr>
<tr>
<td>roughness</td>
<td>OK</td>
<td>NG</td>
</tr>
<tr>
<td>TiN, W</td>
<td>crystal</td>
<td>medium</td>
</tr>
<tr>
<td>roughness</td>
<td>OK if thin</td>
<td>OK</td>
</tr>
<tr>
<td>GeTe on SiO\textsubscript{2}</td>
<td>crystal</td>
<td>-</td>
</tr>
<tr>
<td>roughness</td>
<td>-</td>
<td>OK</td>
</tr>
<tr>
<td>Sb\textsubscript{2}Te\textsubscript{3} on SiO\textsubscript{2}</td>
<td>crystal</td>
<td>OK (medium)</td>
</tr>
<tr>
<td>roughness</td>
<td>OK if thin</td>
<td>-</td>
</tr>
</tbody>
</table>
nm for all the films. The second Sb$_2$Te$_3$ layer shows high crystal orientation even on GeTe.

Figure 8 shows the measurement results on the SET-RESET operation for the devices with GeTe/Sb$_2$Te$_3$ superlattice and Ge$_2$Sb$_2$Te$_5$. This figure shows that the dynamic current in RESET was reduced to the amount of about 1/20 compared with the Ge$_2$Sb$_2$Te$_5$ device.

4. CONCLUSION

The film deposition conditions for GeTe/Sb$_2$Te$_3$ superlattice for our interfacial phase-change memory (iPCM) device was pursued where it was found that Sb$_2$Te$_3$ buffer layer on the substrate is necessary from the viewpoints of crystal orientation and the surface roughness. The iPCM device was demonstrated to reduce the electric current to the amount of about 1/20 compared with the Ge$_2$Sb$_2$Te$_5$ device.

ACKNOWLEDGEMENT

This research is granted by the Japan Society for the Promotion of Science (JSPS) through the “Funding Program for World-Leading Innovative R&D on Science and Technology (FIRST Program),” initiated by the Council for Science
REFERENCES


Biographies

Toshimichi SHINTANI: Theme leader of Green Nanoelectronics Center at National Institute for Advanced Industrial Science and Technology (AIST), Japan. He received M. S. (1992) in Keio University, Japan. He joined Hitachi Central Research Laboratory in 1992. His research theme has consistently been the storage technology, mainly for large data capacity. He worked on phase-change recording with a scanning near-field optical microscope, optical disk technology such as DVD-RAM and multi-layered Blu-ray Disc, high-speed phase-change recording and super-resolution technique using transition metal oxide and phase-change materials. Meanwhile he also worked on metamaterials and phase-change etching where crystalline regions in amorphous are selectively etched. In 2010 he moved temporarily to AIST to engage in the Japanese national project “Funding Program for World-Leading Innovative R&D on Science and Technology (FIRST Program)”. 